Extended Abstract: CNOT circuit synthesis for topologically-constrained quantum memories

A. Kissinger¹ & R. A. Meijer-van de Griend²

This is an extended abstract. The full version of the paper is available online at: http://www.rintonpress.com/xxqic20/qic-20-78/0581-0596.pdf

Executing quantum circuits on most current quantum computers is constrained by the topology of the computer's qubits where two-qubit operations are typically only possible between pairs of systems that are adjacent in the 'coupling graph' of the architecture [9, 6, 10, 2, 1, 4, 5]. Naïvely, this can be addressed by simply inserting swap gates to move a pair of qubits next to each other before each 2-qubit operation. However, this approach comes with an enormous overhead in terms of 2-qubit operations which increases the circuit depth and total error. This approach only takes the topological structure of the circuit into account (i.e. which qubits are being acted upon) rather than semantic structure (i.e. the unitary being implemented), and hence miss out on opportunities for more efficient circuit mapping. In stead, one could re-synthesise the circuit from some representation of the unitary in a manner that is architecture aware.

We present a new approach to quantum circuit mapping, called STEINER-GAUSS, based on Gaussian elimination, and apply it in the simplest case of mapping CNOT circuits. We use a simple strategy for identifying and using appropriate intermediate rows based on *Steiner trees*. For our purposes, the set of vertices to build the Steiner tree over represents all of the rows that need to be reduced by primitive row operations (e.g. the rows containing non-zero entries below a pivot) whereas the tree itself gives us an efficient strategy for performing those reductions via nearest-neighbour CNOTs:



The end result is CNOT circuit realising a given parity map involving only nearest-neighbour interactions. In addition, we perform a simple genetic algorithm-based optimisation procedure, with a cost function given as the total resulting CNOT count, to find a good choice of initial qubit locations.

To measure the effectiveness of our approach, we produce many random CNOT circuits on 9, 16, and 20 qubits, containing between 3 and 256 CNOT gates, and map them onto 5 different graph topologies: 3×3 and 4×4 square lattices, 16-qubit architectures of the IBM QX-5 and Rigetti Aspen devices, and the 20-qubit IBM Q20 Tokyo architecture. To compare the performance of our technique to general-purpose mapping techniques, we also map these CNOT circuits with the Rigetti QuilC compiler and t|ket> by Cambridge Quantum Computing. Using these as a baseline, we find an average savings in 2-qubit gates of 48% over QuilC and 36% over t|ket>.³ These results can be found in the full paper.

Finally, we note that our algorithm has been improved since it first appeared in preprint [11, 3] as well as extended to circuits consisting of CNOTs and arbitrary Z-phase rotations [8, 7]. This shows that our algorithm marks the beginning of a new paradigm in quantum compiling. In our presentation, we will briefly survey these extensions and how they might be used in the future.

¹Department of Computer Science, University of Oxford; aleks.kissinger@cs.ox.ac.uk

²Department of Physics and Astronomy, University of Turku; ariannemeijer@gmail.com

 $^{{}^3}All\ circuits\ can\ be\ found\ in\ QASM\ format\ at:\ https://github.com/Quantomatic/pyzx/tree/steiner_decomp/circuits/s$

References

- CJ Ballance, TP Harty, NM Linke, MA Sepiol, and DM Lucas. High-fidelity quantum logic gates using trapped-ion hyperfine qubits. *Physical Review Letters*, 117(6):060504, 2016.
- [2] Joseph W Britton, Brian C Sawyer, Adam C Keith, C-C Joseph Wang, James K Freericks, Hermann Uys, Michael J Biercuk, and John J Bollinger. Engineered two-dimensional ising interactions in a trapped-ion quantum simulator with hundreds of spins. *Nature*, 484(7395):489, 2012.
- [3] Timothée Goubault de Brugière, Marc Baboulin, Benoît Valiron, Simon Martiel, and Cyril Allouche. Quantum cnot circuits synthesis for nisq architectures using the syndrome decoding problem. In *International Conference on Reversible Computation*, pages 189–205. Springer, 2020.
- [4] JP Gaebler, TR Tan, Y Lin, Y Wan, R Bowler, AC Keith, S Glancy, K Coakley, E Knill, D Leibfried, et al. High-fidelity universal gate set for be 9+ ion qubits. *Physical Review Let*ters, 117(6):060505, 2016.
- [5] WK Hensinger, S Olmschenk, D Stick, D Hucul, M Yeo, M Acton, L Deslauriers, C Monroe, and J Rabchuk. T-junction ion trap array for two-dimensional ion shuttling, storage, and manipulation. *Applied Physics Letters*, 88(3):034101, 2006.
- [6] IBM. IBM unveils world's first integrated quantum computing system for commercial use. https://newsroom.ibm.com/2019-01-08-IBM-Unveils-Worlds-First-Integrated-Quantum-Computing-System-for-Commercial-Use, 2019. Accessed: 2019-03-28.
- [7] Arianne Meijer-van de Griend and Ross Duncan. Architecture-aware synthesis of phase polynomials for nisq devices. arXiv preprint arXiv:2004.06052, 2020.
- [8] Beatrice Nash, Vlad Gheorghiu, and Michele Mosca. Quantum circuit optimizations for nisq architectures. *Quantum Science and Technology*, 5(2):025010, 2020.
- [9] Matthew Reagor, Christopher B Osborn, Nikolas Tezak, Alexa Staley, Guenevere Prawiroatmodjo, Michael Scheer, Nasser Alidoust, Eyob A Sete, Nicolas Didier, Marcus P da Silva, et al. Demonstration of universal parametric entangling gates on a multi-qubit lattice. *Science advances*, 4(2):eaao3603, 2018.
- [10] R Versluis, S Poletto, N Khammassi, N Haider, DJ Michalak, A Bruno, K Bertels, and L DiCarlo. Scalable quantum circuit and control for a superconducting surface code. arXiv:1612.08208, 2016.
- [11] Bujiao Wu, Xiaoyu He, Shuai Yang, Lifu Shou, Guojing Tian, Jialin Zhang, and Xiaoming Sun. Optimization of cnot circuits on topological superconducting processors. arXiv preprint arXiv:1910.14478, 2019.